Optimization of Testability of Sequential Circuits Implemented in FPGAs with Embedded Memory.

Andrzej Krasniewski

Browse the full FPL paper archive.