Testable Clock Routing Architecture for Field Programmable Gate Arrays.

L. Kalyan Kumar, Amol J. Mupid, Aditya S. Ramani, V. Kamakoti

Browse the full FPL paper archive.