An FPGA-Based Low-Latency Accelerator for Randomly Wired Neural Networks.

Ryosuke Kuramochi, Hiroki Nakahara

Browse the full FPL paper archive.