Impact of hard macro size on FPGA clock rate and place/route time.

Christopher Lavin, Brent E. Nelson, Brad L. Hutchings

Browse the full FPL paper archive.