Skip to content

Simultaneous Constrained Pin Assignment and Escape Routing for FPGA-PCB Codesign.

Seong-I Lei, Wai-Kei Mak

VenueBFPL
Year2011
ProceedingsFPL

Browse the full FPL paper archive.