Hierarchical and Multiple-Clock Domain High-Level Synthesis for Low-Power Design on FPGA.

Ghizlane Lhairech-Lebreton, Philippe Coussy, Eric Martin

Browse the full FPL paper archive.