Evaluating irregular memory access on OpenCL FPGA platforms: A case study with XSBench.

Yingyi Luo, Xianshan Wen, Kazutomo Yoshii, Seda Ogrenci Memik, Gokhan Memik, Hal Finkel, Franck Cappello

Browse the full FPL paper archive.