Automatic generation of FPGA hardware accelerators using a domain specific language.

Ricardo Menotti, Joo M. P. Cardoso, Marcio Merino Fernandes, Eduardo Marques

Browse the full FPL paper archive.