Decimal multiplier on FPGA using embedded binary multipliers.

Horcio C. Neto, Mrio P. Vstias

Browse the full FPL paper archive.