An automated technique to generate relocatable partial bitstreams for Xilinx FPGAs.

Roel Oomen, Tuan D. A. Nguyen, Akash Kumar, Henk Corporaal

Browse the full FPL paper archive.