Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
FPL
/
Paper
Energy Efficient Statistical On-Chip Communication Bus Synthesis for a Reconfigurable Architecture.
Sujan Pandey
,
Manfred Glesner
Venue
B
FPL
Year
2006
Proceedings
FPL
DBLP record
conf/fpl/PandeyG06 ↗
Browse the full
FPL paper archive
.