Skip to content

Correctly rounded floating-point division for DSP-enabled FPGAs.

Bogdan Pasca

VenueBFPL
Year2012
ProceedingsFPL

Browse the full FPL paper archive.