Runtime-Programmable Pipelines for Model Checkers on FPGAs.

Mrunal Patel, Shenghsun Cho, Michael Ferdman, Peter A. Milder

Browse the full FPL paper archive.