Altering LUT configuration for wear-out mitigation of FPGA-mapped designs.

Parthasarathy M. B. Rao, Abdulazim Amouri, Saman Kiamehr, Mehdi Baradaran Tahoori

Browse the full FPL paper archive.