A Parallel Pipelined SAT Solver for FPGAs.

Mark Redekopp, Andreas Dandalis

Browse the full FPL paper archive.