Skip to content

Novel Optimizations for Hardware Floating-Point Units in a Modern FPGA Architecture.

Eric Roesler, Brent E. Nelson

VenueBFPL
Year2002
ProceedingsFPL

Browse the full FPL paper archive.