An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm.

Giacinto Paolo Saggese, Antonino Mazzeo, Nicola Mazzocca, Antonio G. M. Strollo

Browse the full FPL paper archive.