Estimating circuit delays in FPGAs after technology mapping.

Berg Severens, Elias Vansteenkiste, Karel Heyse, Dirk Stroobandt

Browse the full FPL paper archive.