Generation of partial FPGA configurations at run-time.

Miguel Lino Silva, Joo Canas Ferreira

Browse the full FPL paper archive.