Solving SAT with a Context-Switching Virtual Clause Pipeline and an FPGA Embedded Processor.

Carlos J. Tavares, C. Bungardean, G. M. Matos, Jos T. de Sousa

Browse the full FPL paper archive.