Balancing Logic Utilization and Area Efficiency in FPGAs.

Russell Tessier, Heather Giza

Browse the full FPL paper archive.