Enabling partial reconfiguration and low latency routing using segmented FPGA NoCs.

Kizheppatt Vipin, Jan Gray, Nachiket Kapre

Browse the full FPL paper archive.