A technique for minimizing power during FPGA placement.

Kristofer Vorwerk, Madhu Raman, Julien Dunoyer, Yaun-Chung Hsu, Arun Kundu, Andrew A. Kennings

Browse the full FPL paper archive.