FPGA interconnect sizing using extended logical effort model.

Haile Yu

Browse the full FPL paper archive.