FPGA interconnect design using logical effort.

Haile Yu, Yuk Hei Chan, Philip Heng Wai Leong

Browse the full FPL paper archive.