On Timing Yield Improvement for FPGA Designs Using Architectural Symmetry.

Haile Yu, Qiang Xu, Philip Heng Wai Leong

Browse the full FPL paper archive.