Evaluating dynamic partial reconfiguration in the integer pipeline of a FPGA-based opensource processor.

Izhar Zaidi, Atukem Nabina, Cedric Nishan Canagarajah, Jos L. Nez-Yez

Browse the full FPL paper archive.