Exploring Area/Delay Tradeoffs in an AES FPGA Implementation.

Joseph Zambreno, David Nguyen, Alok N. Choudhary

Browse the full FPL paper archive.