Reducing the number of transistors in digital circuits using gate-level evolutionary design.

Zbysek Gajda, Luks Sekanina

Browse the full GECCO paper archive.