Simultaneous multithreaded vector architecture: merging ILP and DLP for high performance.

Roger Espasa, Mateo Valero

Browse the full HiPC paper archive.