Redundant Arithmetic Based High Speed Carry Free Hybrid Adders with Built-In Scan Chain on FPGAs.

Ayan Palchaudhuri, Anindya Sundar Dhar

Browse the full HiPC paper archive.