Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors.

Hamid Reza Ghasemi, Stark C. Draper, Nam Sung Kim

Browse the full HPCA paper archive.