Dynamically Variable Line-Size Cache Exploiting High On-Chip Memory Bandwidth of Merged DRAM/Logic LSIs.

Koji Inoue, Koji Kai, Kazuaki J. Murakami

Browse the full HPCA paper archive.