Static Address Generation Easing: a design methodology for parallel interleaver architectures.

Cyrille Chavet, Philippe Coussy, Pascal Urard, Eric Martin

Browse the full ICASSP paper archive.