Skip to content

A 50ns floating-point signal processor VLSI.

Takao Kaneko, Hironori Yamauchi, Atsushi Iwata

Year1986
ProceedingsICASSP

Browse the full ICASSP paper archive.