Parallel architecture and hardware implementation of pre-processor and post-processor for sequence assembly.

Yuan-Hsiang Kuo, Chun-Shen Liu, Yu-Cheng Li, Yi-Chang Lu

Browse the full ICASSP paper archive.