Embedding polynomial time memory mapping and routing algorithms on-chip to design configurable decoder architectures.

Saeed-ur Rehman, Awais Sani, Cyrille Chavet, Philippe Coussy

Browse the full ICASSP paper archive.