A highly-parallel single-chip DSP architecture for video signal processing.

Hironori Yamauchi, Yutaka Tashiro, Toshihiro Minami, Yutaka Suzuki

Browse the full ICASSP paper archive.