Timing constraint-driven technology mapping for FPGAs considering false paths and multi-clock domains.

Lei Cheng, Deming Chen, Martin D. F. Wong, Mike Hutton, Jason Govig

Browse the full ICCAD paper archive.