Skip to content

Optimal 2-D cell layout with integrated transistor folding.

Avaneendra Gupta, John P. Hayes

VenueAICCAD
Year1998
ProceedingsICCAD

Browse the full ICCAD paper archive.