Optimal multi-row detailed placement for yield and model-hardware correlation improvements in sub-10nm VLSI.

Changho Han, Kwangsoo Han, Andrew B. Kahng, Hyein Lee, Lutong Wang, Bangqi Xu

Browse the full ICCAD paper archive.