Skip to content

Optimal wire sizing and buffer insertion for low power and a generalized delay model.

John Lillis, Chung-Kuan Cheng, Ting-Ting Y. Lin

VenueAICCAD
Year1995
ProceedingsICCAD

Browse the full ICCAD paper archive.