Logic verification using binary decision diagrams in a logic synthesis environment.

Sharad Malik, Albert R. Wang, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli

Browse the full ICCAD paper archive.