Waiting false path analysis of sequential logic circuits for performance optimization.

Kazuhiro Nakamura, Kazuyoshi Takagi, Shinji Kimura, Katsumasa Watanabe

Browse the full ICCAD paper archive.