Skip to content

Soft error reduction in combinational logic using gate resizing and flipflop selection.

Rajeev R. Rao, David T. Blaauw, Dennis Sylvester

VenueAICCAD
Year2006
ProceedingsICCAD

Browse the full ICCAD paper archive.