Logic synthesis techniques for reduced area implementation of multilevel circuits with concurrent error detection.

Nur A. Touba, Edward J. McCluskey

Browse the full ICCAD paper archive.