CMOS Gate Delay Models for General RLC Loading.

Ravishankar Arunachalam, Florentin Dartu, Lawrence T. Pileggi

Browse the full ICCD paper archive.