Extension of a transistor level digital timing simulator to include first order analog behavior.

Rakesh Chadha, Chin-Fu Chen

Browse the full ICCD paper archive.