Gate delay modeling for pre- and post-silicon timing related tasks for ultra-low power CMOS circuits.

Prasanjeet Das, Sandeep K. Gupta

Browse the full ICCD paper archive.