A 8.8-ns 54 54-Bit Multiplier Using New Redundant Binary Architecture.

Hiroshi Makino, Yasunobu Nakase, Hirofumi Shinohara

Browse the full ICCD paper archive.